Evaluation of STI degradation using temperature dependence of leakage current in parasitic STI MOSFET

نویسندگان

  • Oleg Semenov
  • Michael Obrecht
  • Manoj Sachdev
چکیده

Shallow trench isolation (STI) has become the most promising isolation scheme for ULSI applications. However, the trench isolation suffers from dislocations and oxidation induced stacking faults. Such faults are typically located near trench edges. These STI faults increase the junction leakage current and may turn-on the parasitic STI MOSFET resulting in significant leakage current through the trench isolation. In this paper we analyze the mechanism of parasitic STI MOSFET formation and investigate the temperature dependence of its leakage current. Simulation results show that the value of drain current of parasitic STI MOSFET can be used for evaluation of STI degradation. The abnormal temperature dependence of the parasitic drain current with floating body can be used as a faulty STI indicator.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Improvement of a Nano-scale Silicon on Insulator Field Effect Transistor Performance using Electrode, Doping and Buried Oxide Engineering

In this work, a novel Silicon on Insulator (SOI) MOSFET is proposed and investigated. The drain and source electrode structures are optimized to enhance ON-current while global device temperature and hot carrier injection are decreased. In addition, to create an effective heat passage from channel to outside of the device, a silicon region has embedded in the buried oxide. In order to reduce th...

متن کامل

Ultrathin DPN STI SiON liner for 40 nm low-power CMOS technology

At sub-40 nm CMOS technology nodes, the implementation of shallow trench isolation (STI) becomes more challenging due to shrinking geometries and stricter device leakage requirements. As device geometries are shrinking, STI liner is also becoming thinner and plays an important role for the minimal consumption of device active area while effectively rounding the STI corner and minimizing stress-...

متن کامل

Modelling of Parasitic Capacitances for Single-gate, Double-gate and Independent Double-gate MOSFET

This paper discusses the type of capacitances for Single Gate MOSFET and Double Gate MOSFET including their quantity. The effect of parasitic capacitance makes double gate MOSFET more suitable component for the designing of digital logic switches than single gate MOSFET. Here, we introducing Independent double gate MOSFET operation based on VeSFET concept. Then introducing with the total capaci...

متن کامل

Advanced Channel Engineering Achieving Aggressive Reduction of VT Variation for Ultra-Low-Power Applications

We have achieved aggressive reduction of VT variation and VDD-min by a sophisticated planar bulk MOSFET named ‘Deeply Depleted Channel TM (DDC)’. The DDC transistor has been successfully integrated into an existing 65nm CMOS platform by combining layered channel formation and low temperature processing. The 2x reduction of VT variation in 65nm-node has been demonstrated by matching SRAM pair tr...

متن کامل

The impact of mobility enhanced technology on device performance and reliability for sub-90nm SOI nMOSFETs

For SOI nMOSFET, the impact of high tensile stress contact etch stop layer (CESL) on device performance and reliability was investigated. In this work, device driving capability can be enhanced with thicker CESL, larger LOD and narrower gate width. With electrical and body potential inspection, serious device’s degradation happened on SOI-MOSFET with narrow gate device because of STI-induced ed...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 44  شماره 

صفحات  -

تاریخ انتشار 2004